Nano 3G

Jump to: navigation, search

Nano 3g frt a.png Nano 3g bck a.png


Label Component Part Markings Notes
2 CPU Samsung S5L8702 337S3473 8702, NONBWOEC, 0731 ARM ARM926EJ-S processor. The package itself is Apple-branded and marked 337S3473 8702.
3 SDRAM K4X56163PI or Qimonda HYE18M169CX75 0728, C, HYE18M256, 169CX75, W3338092 SDRAM - Mobile DDR, 256Mb, 1.8V. WORK ON THIS: Like the flash chip, the memory also varies. The most popular chip seems to be the K4X56163PI. Another similar one that is sometimes used is the Qimonda HYE18M169CX75
5 Utility Flash SST25VF080B V80B, 729379 Flash - NOR, 8Mb, Serial SPI
6 NAND Flash Varies Samsung 728, K9HCG08U5M, PCB0, FCF285X1
1 Audio codec WM1870 APPLE, 338S0462, 76BZKTM
4 Power manager D1671B 338S0408, 07258HAH

SPI NOR Test Pads

Test pads are available on the back of the board to access SCK, MISO and CS between the SoC and the NOR utility flash. MOSI is also present, but is buried in an internal layer (second from back) which can be accessed by carefully scraping off the top FR4 using a sharp tool, or by using a tiny carbide bit on a milling machine.

N3g-spi-nor.png N3g-spi-nor-zoom.png

Hardware Notes


The Apple S5L8702 is an ARM926EJ-S processor designed by Samsung. It is estimated to run at 100MHz (I read this somewhere but I don't remember where). The basics of the chip are similar to the S5L8700x for which there is a leaked datasheet. For some peripherals, merely a base address has changed. For others, full subsystems have been updated and refined.


Very little is known about the GPU core other than the fact that it almost certainly exists. It's likely a single PowerVR GPU core that can maybe can decode H.264 content up to 480p (or perhaps there's another peripheral responsible for this?). It's also possible that the GPU is responsible for rendering games, since it appears the games use some form of OpenGL ES. CoverFlow also probably leverages the GPU.


The S5L8702 has several I2C busses (two, probably?), but possibly only one is used (bus #0). On this bus, there are currently two known slaves:

  • The PMU at address 0x73
  • The DAC at address 0x1A

The bus runs at 1.8V with a clock of 333.33KHz.

Other notes about the I2C peripheral from Rockbox:

  • s5l8702 I2C controller is similar to s5l8700, known differences are:
    • IICCON[5] is not used in s5l8702.
    • IICCON[13:8] are used to enable interrupts.
    • IICSTA2[13:8] are used to read the status and write-clear interrupts.
  • Known interrupts:
    • [13] STOP on bus (TBC)
    • [12] START on bus (TBC)
    • [8] byte transmitted or received in Master mode (not tested in Slave)
    • IICCON[4] does not clear interrupts, it is enabled when a byte is transmited or received, in Master mode the tx/rx of the next byte starts when it is written as "1".

Digital Audio Subsystem (I2S)

The iPod n3g uses a Wolfson DAC (WM1870) to convert digital audio to analog audio. The S5L8702 sends digital audio in the form of I2S data at 44.1kHz with 16-bit resolution. Even if there is no audio playing, at some point during boot up, the I2S peripheral is turned on, meaning the Bit Clock and Word Select are always on. During the 1kHz tone test in the diagnostic menu, the I2S mode is different, possibly a half-data mode since the test tone is one channel. The S5L8702 seems to support 3 I2S interfaces, but only one is used for audio playback. It's possible another one is used for microphone recording (when an Apple headset with a microphone is plugged in, you can record voice memos) but this is unconfirmed.

The S5L8702 sends data to the DAC at full volume no matter what. Volume is configured via I2C bus #0. As far as I can tell, two commands are issued to change the volume:

Address 0x1A, Data 0x04 <volume>
Address 0x1A, Data 0x07 <volume>

Where <volume> is a number between 0xB7 for quietest to 0xF5 for loudest. It's also possible that a special value of 0x80 is for full mute, but this is unconfirmed. It's also unclear what the 0x04 and 0x07 mean, perhaps it's capable of changing the volume of both channels independently?

Both the I2C and I2S busses run at 1.8V.


NAND hardware is an enigma. There has been a rather substantial effort on this subsystem alone. Most of that is documented here.

Helpful pages

Chip analyses: