Difference between revisions of "Nano 3G/Memory Map"
(Added VIC) |
|||
| Line 32: | Line 32: | ||
|- | |- | ||
| <tt>0x3C800000<br />0x3C800004</tt> || WDTCON<br />WDTCNT || Watchdog timer<ref name="datasheet" /> | | <tt>0x3C800000<br />0x3C800004</tt> || WDTCON<br />WDTCNT || Watchdog timer<ref name="datasheet" /> | ||
| + | |- | ||
| + | | <tt>0x38E0_0000 - 0x38E0_1000<br />0x38E0_1000 - 0x38E0_2000</tt> || VIC0 Base<br />VIC1 Base || Vectored Interrupt Controller<ref name="vic_ds" /> | ||
|- | |- | ||
|} | |} | ||
| Line 37: | Line 39: | ||
<references> | <references> | ||
<ref name="datasheet">See [[S5L8700 datasheet]]</ref> | <ref name="datasheet">See [[S5L8700 datasheet]]</ref> | ||
| + | <ref name="vic_ds">ARM PrimeCell Vectored Interrupt Controller (PL192) - [http://infocenter.arm.com/help/topic/com.arm.doc.ddi0273a/DDI0273.pdf Datasheet] | ||
</references> | </references> | ||
Revision as of 03:03, 22 May 2011
| Address | Description | Notes |
|---|---|---|
| 0xFFFF FFFF - 0x4000 0000 | ||
| 0x3FFF FFFF - 0x3800 0000 | I/O Area | See table below |
| 0x37FF FFFF - 0x2204 0000 | ||
| 0x2203 FFFF - 0x2200 0000 | On-chip SRAM | Always accessible |
| 0x21FF FFFF - 0x2000 C800 | ||
| 0x2000 C7FF - 0x2000 0000 | Boot ROM | Executed by processor at start up |
| 0x1FFF FFFF - 0x0C00 0000 | ||
| 0x0BFF FFFF - 0x0A00 0000 | SDRAM Mirror 2 | Same contents as mirror 1 |
| 0x09FF FFFF - 0x0800 0000 | SDRAM Mirror 1 | Needs initialization |
| 0x07FF FFFF - 0x0000 0000 |
IO Map
| Address | Description | Notes |
|---|---|---|
| 0x3C800000 0x3C800004 |
WDTCON WDTCNT |
Watchdog timer[1] |
| 0x38E0_0000 - 0x38E0_1000 0x38E0_1000 - 0x38E0_2000 |
VIC0 Base VIC1 Base |
Vectored Interrupt Controller[2] |
- ↑ See S5L8700 datasheet
- ↑ Cite error: Invalid
<ref>tag; no text was provided for refs namedvic_ds
