freemyipod r312 - Code Review

Jump to: navigation, search
Repository:freemyipod
Revision:r311‎ | r312 | r313 >
Date:23:35, 2 December 2010
Author:theseven
Status:new
Tags:
Comment:
emBIOS: Disable instruction cache before running other firmwares, workaround for an RTXC init bug
Modified paths:
  • /embios/trunk/arm/contextswitch.S (modified) (history)
  • /embios/trunk/target/ipodclassic/crt0.S (modified) (history)
  • /embios/trunk/target/ipodnano2g/crt0.S (modified) (history)
  • /embios/trunk/target/ipodnano3g/crt0.S (modified) (history)

Diff [purge]

Index: embios/trunk/target/ipodnano2g/crt0.S
@@ -42,7 +42,7 @@
4343 .global _start
4444 _start:
4545 mrc p15, 0, r0,c1,c0
46 - orr r0, r0, #1
 46+ orr r0, r0, #5
4747 mcr p15, 0, r0,c1,c0
4848 ldr r0, =_sramsource
4949 ldr r1, =_sramstart
Index: embios/trunk/target/ipodnano3g/crt0.S
@@ -42,7 +42,7 @@
4343 .global _start
4444 _start:
4545 mrc p15, 0, r0,c1,c0
46 - orr r0, r0, #1
 46+ orr r0, r0, #5
4747 mcr p15, 0, r0,c1,c0
4848 ldr r0, =_sramsource
4949 ldr r1, =_sramstart
Index: embios/trunk/target/ipodclassic/crt0.S
@@ -42,7 +42,7 @@
4343 .global _start
4444 _start:
4545 mrc p15, 0, r0,c1,c0
46 - orr r0, r0, #1
 46+ orr r0, r0, #5
4747 mcr p15, 0, r0,c1,c0
4848 ldr r0, =_sramsource
4949 ldr r1, =_sramstart
Index: embios/trunk/arm/contextswitch.S
@@ -154,8 +154,9 @@
155155 ldr r1, [sp], #4
156156 msr cpsr_c, #0xd3
157157 mrc p15, 0, r0,c1,c0
158 - bic r0, r0, #1
 158+ bic r0, r0, #5
159159 mcr p15, 0, r0,c1,c0
 160+ mov r0, #0
160161 mcr p15, 0, r0,c7,c5
161162 bx r1
162163 .size execfirmware, .-execfirmware